This a blog about Verilog. The goal is to provide helpful and interesting tips and tricks to students who are in the process of learning Verilog or SystemVerilog. I also plan to make posts about interesting things I learn about hardware design which may be of use to intermediate or experienced HDL coders.

Please “Follow” my blog if this is appealing to you! :)